ÎEEE HOME | SEARCHIEEE | SHOP | WEB ACCOUNT | CONTACTIEEE



Publications/Services Standards Conferences Careers/Jobs Membership

FAQ Terms IEEE Peer Review

Welcome **United States Patent and Trademark Office**

IEEE Xplore® 1 Million Documents 1 Million Users An Linux Inc. » ABSTRACT PLUS

Nelcome to IEEE Xplore

Quick Links

C>- Home

 What Can I Access?

O- Log-out

Search Results [PDF FULL-TEXT 728 KB] DOWNLOAD CITATION

Request Permissions RIGHTSLINK()

Tables of Contents

Journals & Magazines

O- Conference **Proceedings**

Standards

Search

O- By Author

C Basic

— Advanced

Member Services

O- Join IEEE

O- Establish IEEE Web Account

- Access the **IEEE Member Digital Library**

ISSE ETTEROUSE

O- Access the IEEE Enterorise File Cabinet

Print Format

Efficient orthonormality testing for synthesis with passtransistor selectors

Berkelaar, M. van Ginneken, L.P.P.P.

Eindhoven Univ. of Technol., Netherlands;

This paper appears in: Computer-Aided Design, 1995. ICCAD-95. Digest of

Technical Papers., 1995 IEEE/ACM International Conference on

Meeting Date: 11/05/1995 - 11/09/1995

Publication Date: 5-9 Nov. 1995 Location: San Jose, CA USA On page(s): 256 - 263

Reference Cited: 8

Inspec Accession Number: 5145240

Abstract:

This paper presents the mapping problem for **pass transistor** selector mapping, which has not been addressed before. Pass transistor synthesis is potentially important for semi- or full-custom design techniques, which are increasingly attracting attention. Pass transistors have the advantage that fewer transistors are needed, and that circuits with high fanin and small delay can be constructed. Technology mapping approaches in the existing literature cannot handle these selectors, due to the restriction of I-hot encoding of the control signals. We present a new algorithm to address this problem, which is based an the novel idea of a general Boolean Oracle. Our oracle is based on ATPG techniques, and compared to BDDs, the oracle has the advantage that failure to complete only affects optimization locally, and does not hinder optimization elsewhere in the logic. A limitation of BDDs is that it is difficult to complete the algorithm if a **BDD** grows too large. The experimental results show up to 82% improvement in transistor count for the MCNC combinatorial multi-level examples

Index Terms:

ATPG techniques general Boolean Oracle logic CAD logic design logic synthesis logic testing mapping problem pass transistor selector mapping transistor circuits ATPG techniques general Boolean Oracle logic CAD logic design logic synthesis logic testing mapping problem pass transistor selector mapping transistor circuits

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 728 KB] DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE --- All rights reserved

IÉEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE



Publications/Services Standards Conferences Careers/Jobs

Welcome United States Patent and Trademark Office



Help FAQ Terms IEEI	Peer Review Quick Links Search Re
Welcome to IEEE Xplore®	
→ Home→ What CanI Access?→ Log-out	Your search matched 9 of 1067317 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in Descending order.
Tables of Contents - Journals	Refine This Search: You may refine your search by editing the current search expression or entering a new one in the text box.
& Magazines	pass transistor and synthesis Search
Conference Proceedings	Check to search within this result set
- Standards	Results Key:
Search	JNL = Journal or Magazine CNF = Conference STD = Standard
O- By Author O- Basic O- Advanced Member Services	1 Top-down pass-transistor logic design <i>Yano, K.; Sasaki, Y.; Rikino, K.; Seki, K.;</i> Solid-State Circuits, IEEE Journal of , Volume: 31 , Issue: 6 , June 1996 Pages:792 - 803
O- Join IEEE O- Establish IEEE	[Abstract] [PDF Full-Text (1380 KB)] IEEE JNL
Web Account	2 Efficient orthonormality testing for synthesis with pass-transistor
O- Access the IEEE Member Digital Library [EEE Enterprise] O- Access the	selectors Berkelaar, M.; van Ginneken, L.P.P.P.; Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995 IEEE/ACM International Conference on , 5-9 Nov. 1995 Pages:256 - 263
IEEE Enterprise File Cabinet	[Abstract] [PDF Full-Text (728 KB)] IEEE CNF
Print Format	Analysis and synthesis of combinational pass transistor circuits Pedron, C.; Stauffer, A.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 7 , Issue: 7 , July 1988 Pages:775 - 786
	[Abstract] [PDF Full-Text (824 KB)] IEEE JNL

Oklobdzija, V.G.; Soderstrand, M.; Duchene, B.; Circuits and Systems, 1995., Proceedings., Proceedings of the 38th Midwest Symposium on , Volume: 1 , 13-16 Aug. 1995

4 Development and synthesis method for pass-transistor logic family for

Pages: 298 - 301 vol.1

high-speed and low power CMOS

[Abstract] [PDF Full-Text (264 KB)] **IEEE CNF**

5 Logic synthesis for pass-transistor design

Oklobdzija, V.G.; Duchene, B.;

Solid-State and Integrated Circuit Technology, 1995 4th International Conference on , 24-28 Oct. 1995

Pages: 103 - 105

[Abstract] [PDF Full-Text (176 KB)] **IEEE CNF**

6 Synthesis of current-mode pass transistor networks

Ishizuka, O.; Takarabe, H.; Tang, Z.; Matsumoto, H.;

Multiple-Valued Logic, 1991., Proceedings of the Twenty-First International

Symposium on , 26-29 May 1991

Pages: 139 - 146

[Abstract] [PDF Full-Text (352 KB)] **IEEE CNF**

7_Behavior of self-checking checkers for 1-out-of-3 codes based on passtransistor logic

Buonanno, G.; Salice, F.; Sciuto, D.;

Circuits and Systems, 1995. ISCAS '95., 1995 IEEE International Symposium

on , Volume: 3 , 28 April-3 May 1995

Pages: 1924 - 1927 vol.3

[Abstract] [PDF Full-Text (492 KB)]

8 A multilevel factorization technique for pass transistor logic

Jaekel, A.; Jullien, G.A.; Bandyopadhyay, S.;

VLSI Design, 1996. Proceedings., Ninth International Conference on , 3-6 Jan.

1996

Pages: 339 - 340

[Abstract] [PDF Full-Text (144 KB)] **IEEE CNF**

9 Pass-transistor dual value logic for low-power CMOS

Oklobdzija, V.G.; Duchene, B.;

VLSI Technology, Systems, and Applications, 1995. Proceedings of Technical

Papers., 1995 International Symposium on , 31 May-2 June 1995

Pages:341 - 344

[Abstract] [PDF Full-Text (264 KB)] **IEEE CNF**

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

IEEÉ HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership	Publications/Services	Standards	Conferences	Careers/Jobs
JEE	E Xplore) (3	United States Pa	Welcome tent and Traden

Welcome

IEEE Xplore® 1 Million Documents ilts

	United States Patent and Trademark Office RELEASE 1.8 United States Patent and Trademark Office
Help FAQ Terms IE	EEE Peer Review Quick Links Search Resu
Welcome to IEEE Xplore - Home - What Can I Access? - Log-out Tables of Contents - Journals & Magazines - Conference Proceedings - Standards	Your search matched 1 of 1067317 documents. A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in Descending order. Refine This Search: You may refine your search by editing the current search expression or entering a new one in the text box. pass transistor and synthesis and bdd Check to search within this result set Results Key: JNL = Journal or Magazine CNF = Conference STD = Standard
Search By Author Basic Advanced Member Services Join IEEE Establish IEEE Web Account Access the IEEE Member Digital Library	1 Efficient orthonormality testing for synthesis with pass-transistor selectors Berkelaar, M.; van Ginneken, L.P.P.P.; Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers., 1995 IEEE/ACM International Conference on , 5-9 Nov. 1995 Pages:256 - 263 [Abstract] [PDF Full-Text (728 KB)] IEEE CNF


Print Format

O- Access the

IEEE Enterprise File Cabinet

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved



	υ.	1		Document ID	Issue Date	Pages	Title	
1			us	6720797 B2	20040413	35	Pass transistor circuit with exclusive controls	***************************************
2	v	П	US	6631510 B1	20031007	21	Automatic generation of programmable logic device architectures	2
3		П	US	6591401 B2	20030708	106	Pass transistor logic circuit and a method of designing thereof	
4	F	Г	US	6499129 B1	20021224	24	Method of estimating performance of integrated circuit designs	
5	区		ບຮ	6496956 B2	20021217	108	Pass-transistor logic circuit and a method of designing thereof	
5	V		US	6353919 B1	20020305	108 1	Pass-transistor logic circuit and a method of designing thereof	
7			បន	6301692 Bl	20011009	65	Method for designing layout of	